Author:
Barik Ranjan Kumar,Panda Ashish,Pradhan Manoranjan
Reference15 articles.
1. Goldberg, D.: Computer arithmetic. In: Patterson, D., Hennessy, J.L. (eds.) Computer Architecture: A Quantitative Approach. Morgan Kaufmann, Los Altos, California, Appendix A (1990)
2. Booth, A.D.: A signed binary multiplication technique. Q. J. Mech. Appl. Math. 4, 236–240 (1951)
3. Harata, Y., Nakamura, Y., Nagase, H., Takigawa, M., Takagi, N.: A high-speed multiplier using a redundant binary adder tree. IEEE J. Solid-State Circ. 22, 28–34 (1987)
4. Parhami, B.: Computer Arithmetic: Algorithms and Hardware Designs. Oxford University Press, Inc (2009)
5. Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. 389–400 (1961)