Author:
Ishitobi Yuriko,Ishihara Tohru,Yasuura Hiroto
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference22 articles.
1. Segars, S. (2001). Low power design techniques for microprocessors. ISSCC Tutorial Note, February.
2. ARM Ltd. (2008). ARM processor core overview. http://www.arm.com/products/CPUs/ .
3. Montanaro, J., et al. (1996). A 160 MHz, 32b 0.5W CMOS RISC microprocessor. In Proc. of ISSCC, February.
4. Su, C., & Despain, A. (1995). Cache design trade-offs for power and performance optimization: A case study. In Proc. of ISLPED (pp. 63–68), August.
5. Hicks, P., Walnock, M., & Owens, R. M. (1997). Analysis of power consumption in memory hierarchies. In Proc. of ISLPED (pp. 239–242), August.
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Automatic management of Software Programmable Memories in Many‐core Architectures;IET Computers & Digital Techniques;2016-11
2. Global load instruction aggregation based on dimensions of arrays;Computers & Electrical Engineering;2016-02
3. An experimental survey of energy management across the stack;ACM SIGPLAN Notices;2014-12-31
4. An experimental survey of energy management across the stack;Proceedings of the 2014 ACM International Conference on Object Oriented Programming Systems Languages & Applications;2014-10-15
5. Global Load Instruction Aggregation Based on Array Dimensions;2014 Sixth International Symposium on Parallel Architectures, Algorithms and Programming;2014-07