Author:
Teich Jürgen,Tanase Alexandru,Hannig Frank
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference45 articles.
1. Baskaran, M.M., Ramanujam, J., Sadayappan, P. (2010). Automatic C-to-CUDA code generation for affine programs. In Proceedings of the 19th joint European conference on theory and practice of software, international conference on compiler construction (pp. 244–263). Paphos, Cyprus: Springer.
2. Bondhugula, U., Hartono, A., Ramanujam, J., Sadayappan, P. (2008). A practical automatic polyhedral parallelizer and locality optimizer. ACM SIGPLAN Notices, 43(6), 101–113.
3. Boppu, S., Hannig, F., Teich, J. (2013). Loop program mapping and compact code generation for programmable hardware accelerators. In Proceedings of the 24th IEEE international conference on application-specific systems, architectures and processors (ASAP) (pp. 10–17). IEEE.
4. Boppu, S., Hannig, F., Teich, J., Perez-Andrade, R. (2011). Towards symbolic run-time reconfiguration in tightly-coupled processor arrays. In ReConFig (pp. 392–397).
5. Darte, A., Khachiyan, L., Robert, Y. (1992). Linear scheduling is close to optimality. In Proceedings of the international conference on application specific array processors (ASAP) (pp. 37–46). Berkeley, CA, USA. doi: 10.1109/ASAP.1992.218583 .
Cited by
14 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. LION;Proceedings of the 19th ACM-IEEE International Conference on Formal Methods and Models for System Design;2021-11-20
2. Symbolic Loop Compilation for Tightly Coupled Processor Arrays;ACM Transactions on Embedded Computing Systems;2021-09-30
3. *‐Predictable MPSoC execution of real‐time control applications using invasive computing;Concurrency and Computation: Practice and Experience;2019-02-03
4. InvadeSIM-A Simulation Framework for Invasive Parallel Programs and Architectures;Computer Architecture and Design Methodologies;2019
5. Symbolic Multi-Level Loop Mapping of Loop Programs for Massively Parallel Processor Arrays;ACM Transactions on Embedded Computing Systems;2018-03-31