Author:
Pitkänen Teemu,Tanskanen Jarno K.,Mäkinen Risto,Takala Jarmo
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference22 articles.
1. Sawyer, N., & Defossez, M. (2002). Quad-port memories in Virtex devices. Xilinx application note, XAPP228 (v1.0) (September 24).
2. Ang, S. S., Constantinides, G., Cheung, P., & Luk, W. (2006). A flexible multi-port caching scheme for reconfigurable platforms. In K. Bertels, et al. (Eds.), ARC 2006, LNCS (Vol. 3985, pp. 205–216). New York: Springer.
3. Kloker, K. L. (1986). The Motorola DSP56000 digital signal processor. IEEE Micro, 6(6), 29–48 (December).
4. Kaneko, K., Nakagawa, T., Kiuchi, A., Hagiwara, Y., Ueda, H., Matsushima, H., et al. (1987). A 50ns DSP with parallel processing architecture. In IEEE int. solid-state circuits conference, digest of technical papers. (pp. 158–159) (February).
5. Sohi, G. S., & Franklin, M. (1991). High-bandwidth data memory systems for superscalar processors. In Proc. 4th int. conf. architectural support for programming languages and operating systems, Santa Clara, CA, U.S.A. (pp. 53–62) (April 8–11).
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献