1. M. Kameyama, Y. Kato, H. Fujimoto, H. Negishi, Y. Kodama, Y. Inoue, H. Kawai, 3D graphics lsi core for mobile phone ’z3d’, in: Proc. SIGGRAPH/Eurographics Workshops on Graphics Hardware, 2003, pp. 60–67.
2. M. Imai, T. Nagasaki, J. Sakamoto, et al., A 109.5mw 1.2v 600m texels/s 3-d graphics engine, in: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 332–333.
3. F. Arakawa1, T. Yoshinaga, T. Hayashi, et al., An embedded processor core for consumer appliances with 2.8gflops and 36m polygons/s fpu, in: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2004, pp. 334–335.
4. A 120-mw 3-d rendering engine with 6-mb embedded dram and 3.2-gb/s runtime reconfigurable bus for pda chip;Woo;IEEE Journal of Solid-State Circuits,2002
5. A low-power 3-d rendering engine with two texture units and 29-mb embedded dram for 3g multimedia terminals;Woo;IEEE Journal of Solid-State Circuits,2004