Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference33 articles.
1. Berkeman, A., Öwall, V., Torkelson, M. (2000). A low logic depth complex multiplier using distributed arithmetic. IEEE Journal of Solid-State Circuits, 35, 656–659.
2. Perez-Pascual, A., Sanaloni, T., Valls, J. (2002). FPGA-based radix-4 butterflies for HIPERLAN/2. In IEEE international symposium on circuits and systems (pp. 277–280). Scottsdale.
3. Chang, Y.N., & Parhi, K.K. (2000). High-performance digit-serial complex multiplier. IEEE Transactions on Circuits and Systems, 47, 570–572.
4. Chen, T., Sunanda, T.G., Jin, J. (1999). COBRA: a 100-MOPS single-chip programmable and expandable FFT. IEEE Transactions Very Large Scale Integrative (VLSI) Systems, 7, 174–182.
5. Fan, C.-P., Lee, M.-S., Su, G.-A. (2006). A low multiplier and multiplication cost 256-point FFT implementation with simplified radix-16 SDF architecture. In IEEE asia pacific conference on circuits and systems (pp. 1935–1938).
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献