Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference45 articles.
1. Park, N., & Parker, A. C. (March 1988). Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Transactions on CAD of ICs, 7, 356–370.
2. K. S. Hwang, A. E. Casavant, C.-T. Chang, and M. A. d’Abreu, “Scheduling and hardware sharing in pipelined data paths,” in Proc. ICCAD-89, November 1989, pp. 24–27.
3. E. M. Girczyc, “Loop winding - a data flow approach to functional pipelining,” in Proc. of the IEEE ISCAS, May 1987, pp. 382–385.
4. Hwang, C.-T., Hsu, Y.-C., & Lin, Y.-L. (September 1993). Pls: A scheduler for pipeline synthesis. Transactions Comparative-Aided Design Integrative Cirugia Systems, 12(9), 1279–1286.
5. Jun, H.-S., & Hwang, S.-Y. (Sep 1994). Design of a pipelined datapath synthesis system for digital signal processing. IEEE Transactions VLSI Syst., 2(3), 292–303.
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献