A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic-Reference-Cited by-同舟云学术

A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic

Published:2007-05-05 Issue:1 Volume:49 Page:161-175
ISSN:0922-5773
Container-title:The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology
language:en
Short-container-title:J VLSI Sign Process Syst Sign Im

Author:

Detrey Jérémie,de Dinechin Florent

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Information Systems,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s11265-007-0048-7.pdf

Reference27 articles.

1. ANSI/IEEE, Standard 754-1985 for Binary Floating-point Arithmetic (also IEC 60559), 1985.

2. M. Arnold, T. Bailey, J. Cowles, and M. Winkel, “Arithmetic Co-transformations in the Real and Complex Logarithmic Number Systems,” IEEE Trans. Comput., vol. 47, no. 7, (July) 1998, pp. 777–786.

3. P. Belanović and M. Leeser, “A Library of Parameterized Floating-point Modules and Their Use,” in Field Programmable Logic and Applications (LNCS, vol. 2438), Springer, (Sept.) 2002, pp. 657–666.

4. J.-L. Beuchat and A. Tisserand, “Small Multiplier-based Multiplication and Division Operators for Virtex-II Devices,” in Field-programmable Logic and Applications (LNCS, vol. 2438), Springer, (Sept.) 2002.

5. J. N. Coleman and E. I. Chester, “Arithmetic on the European Logarithmic Microprocessor,” IEEE Trans. Comput., vol. 49, no. 7, (July) 2000, pp. 702–715.

Cited by 17 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Scalable architecture of constant division on FPGA;2023 IEEE 30th Symposium on Computer Arithmetic (ARITH);2023-09-04

2. Novel data dependent divider circuit block implementation for complex division and area critical applications;Scientific Reports;2023-02-21

3. Low-precision logarithmic arithmetic for neural network accelerators;2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP);2022-07

4. Hardware Implementation of Floating-Point Arithmetic;Handbook of Floating-Point Arithmetic;2018

5. An Extended Shared Logarithmic Unit for Nonlinear Function Kernel Acceleration in a 65-nm CMOS Multicore Cluster;IEEE Journal of Solid-State Circuits;2017-01