Fault-Tolerant Mesh-Based NoC with Router-Level Redundancy-Reference-Cited by-同舟云学术

Fault-Tolerant Mesh-Based NoC with Router-Level Redundancy

Published:2019-09-07 Issue:4 Volume:92 Page:345-355
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst

Author:

Chang Yung-Chang^ORCID,Gong Cihun-Siyong Alex,Chiu Ching-Te

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

http://link.springer.com/content/pdf/10.1007/s11265-019-01476-3.pdf

Reference45 articles.

1. Sodani, A., Gramunt, R., Corbal, J., Kim, H.-S., Vinod, K., Chinthamani, S., Hutsell, S., Agarwal, R., Liu, Y.-C. (2016). Knights landing: Second-generation intel xeon phi product. IEEE Micro, 36 (2), 34–46.

2. Davidson, S., Xie, S., Torng, C., Al-Hawai, K., Rovinski, A., Ajayi, T., Vega, L., Zhao, C., Zhao, R., Dai, S., Amarnath, A., Veluri, B., Gao, P., Rao, A., Liu, G., Gupta, R.K., Zhang, Z., Dreslinski, R., Batten, C., Taylor, M.B. (2018). The celerity open-source 511-Core RISC-V tiered accelerator fabric: fast architectures and design methodologies for fast chips. IEEE Micro, 38(2), 30–41.

3. Chen, Y.-H., Yang, T.-J., Emer, J., Sze, V. (2018). Eyeriss v2: a flexible accelerator for emerging deep neural networks on mobile devices. arXiv: 1807.07928 .

4. Akopyan, F., Sawada, J., Cassidy, A., Alvarez-Icaza, R., Arthur, J., Merolla, P., Imam, N., Nakamura, Y., Datta, P., Nam, G.-J., et al. (2015). Truenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 34(10), 1537–1557.

5. Jerger, N.E., & Peh, L.-S. (2009). On-chip networks. Synthesis Lectures on Computer Architecture, 4(1), 1–141.

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. RMC_NoC: A Reliable On-Chip Network Architecture With Reconfigurable Multifunctional Channel;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2023-12

2. Efficient Three-Dimensional Processor Array Reconfiguration Algorithms Based on Bucket Effect;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023

3. Design of a high speed router for NOC;Modern Physics Letters B;2021-07-06

4. BiSuT: A NoC-Based Bit-Shuffling Technique for Multiple Permanent Faults Mitigation;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2021

5. Mitigating multi-cell upsets impacts on approximate network on chip through unequal message protection;IEICE Electronics Express;2020