Author:
Artes Antonio,Ayala Jose L.,Huisken Jos,Catthoor Francky
Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modelling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference41 articles.
1. Van der Aa, T., Jayapala, M., Barat, F., Corporaal, H., Catthoor, F., Deconinck G. (2003). Software transformations to reduce instruction memory power consumption using a loop buffer. In Proceedings of code generation and optimization (pp. 1–3).
2. Acevedo, O. (2002). A Survey of software optimization techniques for low-power consumption. In Proceedings of computing research conference. University of Puerto Rico.
3. Bajwa, R.S., Hiraki, M., Kojima, H., Gorny, D.J., Nitta, K., Shridhar, A., et al. (1997). Instruction buffering to reduce power in processors for signal processing. Journal of IEEE Transactions on VLSI Systems, 5(4), 417–424.
4. Bellas, N., Hajj, I., Polychronopoulos, C., Stamoulis, G. (1999). Energy and performance improvements in microprocessor design using a loop cache. In Proceedings of international conference on computer design (pp. 378–383).
5. Benini, L., Macii, A., Poncino, M. (2003). Energy-aware design of embedded memories: a survey of technologies, architectures, and optimization techniques. Journal of ACM Transactions of Embedded Computing System, 2(1), 5–32.
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献