Publisher
Springer Science and Business Media LLC
Subject
Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering
Reference18 articles.
1. Chan, J. C. B., Rahman, A. A. H. A., & Ahmad, N. (2018). Implementation of an 8x8 discrete cosine transform on programmable system-on-chip. Journal of Physics: Conference Series, 1049, 012084.
2. Asiatici, M., George, N., Vipin, K., Fahmy, S. A., & Lenne, P. (2017). Virtualized execution runtime for FPGA accelerators in the cloud. IEEE Access, 5, 1900–1910.
3. Atitallah, A. B., Kadionik, P., Ghozzi, F., Nouel, P., Masmoudi, N., & Levi, H. (2007). An FPGA implementation of HW/SW codesign architecture for H.263 video coding. International Journal of Electronics and Communications, 61, 605–620.
4. Lübbers, E., & Platzner, M. (2009). ReconOS: Multithreaded programming for reconfigurable computers. ACM Transactions on Embedded Computing Systems, 9, 1–33.
5. Rodrigues, T., & Véstias, M. (2015). Using dynamic reconfiguration to reduce the area of a JPEG decoder on FPGA. Euromicro Conference on Digital System Design, 65–71.