An FPGA implementation of HW/SW codesign architecture for H.263 video coding-Reference-Cited by-同舟云学术

An FPGA implementation of HW/SW codesign architecture for H.263 video coding

Published:2007-10 Issue:9 Volume:61 Page:605-620
ISSN:1434-8411
Container-title:AEU - International Journal of Electronics and Communications
language:en
Short-container-title:AEU - International Journal of Electronics and Communications

Author:

Ben Atitallah Ahmed,Kadionik Patrice,Ghozzi Fahmi,Nouel Patrice,Masmoudi Nouri,Levi Herve

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering

Reference50 articles.

1. Image sequence coding at very low bitrates a review;Li;IEEE Trans Image Process,1994

2. Girod B, Younes KB, Bernstein R, Eisert P, Farber N, Hartung F, Horn U, Steinbach E, Wiegand T, Stuhlmuller K. Recent advances in video compression. In: IEEE International Symposium on Circuits and Systems, February 1996.

3. Girod B. Advances in digital image communication. In: Proceedings of 2nd Erlangen Symposium, Erlangen, Germany; 1997.

4. ITU: Itu-t rec. h.263, video coding for low bit rate communication; 1998.

5. Li Y, et al. Hardware-software co-design of embedded reconfigurable architectures, Design Automation Conference, Los Angeles, CA; 2000.

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Hardware Multi-Threaded System for High-Performance JPEG Decoding;Journal of Signal Processing Systems;2023-12-26

2. Identifying People Wearing Masks in a 3D-Scene;New Approaches for Multidimensional Signal Processing;2022

3. High-level design of HEVC intra prediction algorithm;2020 5th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP);2020-09

4. An optimized FPGA design of inverse quantization and transform for HEVC decoding blocks and validation in an SW/HW environment;TURKISH JOURNAL OF ELECTRICAL ENGINEERING & COMPUTER SCIENCES;2020-05-08

5. An FPGA comparative study of high‐level and low‐level combined designs for HEVC intra, inverse quantization, and IDCT/IDST 2D modules;International Journal of Circuit Theory and Applications;2020-04-14