1. Shi-Hao Chen, Jiing-Yuan Lin, “Implementation and verification practices of DVFS and Power Gating”, Int. Symposium on VLSI Design, Automation and Test, pp. 19–22, 28–30 April 2009.
2. Anup Jalan and Mamta Khosla, “Analysis of Leakage power reduction techniques in digital circuits”, 2011 Annual IEEE India Conference, pp. 1–4, 16–18 Dec. 2011.
3. Harmander Singh, Kanak Agarwal, Dennis Sylvester, Kevin J. Nowka, “Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating”, IEEE Tran. on VLSI Systems, Vol. 15, No. 11, pp. 1215–1224, Nov. 2007.
4. Jeong Beom Kim, Dong Whee Kim, “Low-Power Carry Look-Ahead Adder with Multi-Threshold Voltage Voltage CMOS Technology”, Int. Conference on Semiconductor, Vol. 2, pp. 537–540, Oct. 15 2007-Sept. 17 2007.
5. Shin’lchiro Mutoh, Satoshi Shigematsu, Yasuyuki Matsuya, Hideki Fukuda, Junzo Yamada, “A 1 V Multi-Threshold Voltage CMOS DSP with an Efficient Power Management Technique for Mobile Phone Application”, IEEE Int. Conference on Solid-State Circuits, pp. 168–169, 10th Feb. 1996.