Author:
Johri Raj,Kushwah Ravindra Singh,Singh Raghvendra,Akashe Shyam
Reference12 articles.
1. Nehra, V., Singh, R., Shukla, N., Birla, S., Kumar, M., Goel A., Simulation & Analysis of 8T SRAM Cell’s Stability at Deep Sub-Micron CMOS Technology for Multimedia Applications, Canadian Journal on Electrical and Electronics Engineering, 3, 11-16 (2012).
2. Hamzaoglu, F., Zhang, K., Wang, Y., Ahn, H.J., Bhattacharya, U., Chen, Z., Ng, Y.G., Pavlov, A., Smits, K., Bohr, M., A 3.8 GHz 153 Mb SRAM Design With Dynamic, Stability Enhancement and Leakage Reduction in 45 nm High-k Metal Gate CMOS Technology, IEEE Journal Of Solid-State Circuits, 44, 148-154, 2009.
3. Kam, T., Rawat, S., Kirkpatrick, D., Roy, R., Spirakis, G.S., Sherwani, N., Peterson, C., EDA Challenges Facing Future Microprocessor Design, IEEE Transactions on Computer-Aided Design, 19, 1498-1506, 2000.
4. Khandelwal, V., and Srivastava, A., Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors, IEEE Transactions On Computer-Aided Design Of Integrated Circuits And Systems, 26, 1246-1255, 2007.
5. Zhu, H. and Kursun, K., Data Stability Enhancement Techniques for Nanoscale Memory Circuits: 7T Memory Design Tradeoffs and Options in 80 nm UMC CMOS Technology, SoC Design International Conference (ISOCC), 158-161, 2010.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献