1. Zorian Y (2002) Embedded memory test and repair: infrastructure IP for SOC yield. In: Proceedings of Int’l test conference (ITC), Baltmore, 340–349, October 2002
2. Du X, Mukherjee N, Cheng WT, Reddy SM (2005) Full-speed field-programmable memory BIST architecture. In: Proceedings of international test conference, 1173–1182
3. Park Y, Park J, Han T, Kang S (2009) An effective programmable memory BIST for embedded memory. IEICE Trans Inf Syst E92-D(12):2508–2511
4. Kukner H (2010) Generic and orthogonal march element based memory BIST engine, Master Thesis, CE-MS-2010-01, Delft University of Technology, Delft
5. van de Goor AJ (1998) Testing semiconductor memories: theory and practice. Com Tex Publishing, the Netherlands (Ad.vd.Goor@kpnplanet.nl)