Leakage Reduction by Integrating IVC and ALS Technique in 65 nm CMOS One Bit Adder Circuit
-
Published:2015
Issue:
Volume:
Page:469-476
-
ISSN:
-
Container-title:Emerging Research in Computing, Information, Communication and Applications
-
language:
-
Short-container-title:
Author:
Panwar Uday,Khare Kavita
Reference14 articles.
1. Gu, R.X., Elmasry, M.I.: Power dissipation analysis and optimization for deep submicron CMOS digital circuits. IEEE J. Solid State Circuits 31, 707–713 (1996) 2. Wang, Q., Vrudhula, S.: Static power optimization of deep submicron CMOS circuits for dual VT technology. In: Proceedings of ICCAD, pp. 490–496 (1998) 3. Sheu, B.J., Scharfetter, D.L., Ko, P.K., Jeng, M.C.: BSIM: berkely short channel IGFET model for MOS transistor. IEEE J. Solid State Circuits SC-22, 558–566 (1987) 4. Roy, K., Mukhopadhyay, S., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits. Proc. IEEE 91(2), 305–327 (2003) 5. Benini, L., Micheli, G.D., Macii, E.: Designing low-power circuits: practical recipes. In: IEEE Circuits and Systems Magazine (January 2001).
|
|