1. Roy K, Prasad SC (2011) Low-power CMOS VLSI circuit design. Wiley India (P) Ltd, India
2. Pimental J, Salazar F, Pacheco M, Vellasco M, Gavriel Y (2000) Very low-power analog cells in CMOS. In: Proceeding of 43rd IEEE midwest symposium on circuits and systems, Lansing MI, pp 328–331
3. Liqiong W, Roy K, De VK (2000) Low voltage low power CMOS design techniques for deep submicron ICs. In: Proceeding of 13th international IEEE conference on VLSI Design, pp 24–29
4. Chen Q, Tirumala S (2009) Multi-gate-length versus dual-gate-length biasing for active mode leakage power reduction: benchmarking and modeling. In: Proceeding of IEEE 8th international conference on ASIC, pp 781–784
5. Morita Y, Fujiwaral H, Noguchil H, Iguchil Y, Niil K, Kawaguchi H, Yoshimotol M (2007) An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment. In: Proceeding of IEEE Symposium on VLSI Circuits, pp 256–257