1. Heung JJ, Yong BK (2012) A novel-low power, low offset, and high speed CMOS dynamic latched comparator. Analog Integr Circ Sig Process 70(3):337–346
2. Heung JJ, Yong BK (2010) A CMOS low-power, low-offset and high-speed fully dynamic latched comparator. In: Proceedings of IEEE ISOCC, pp 285–288
3. Mashhadi SB, Lotfi R (2014) Analysis and design of low voltage low power double tail comparator. IEEE Trans Very Large Scale Integr Syst 22(2):343–352
4. Rabaey JM, Chandrakasan A, Nikolic′ B (2003) Digital integrated circuits. A design perspective, 2nd edn. Englewood Cliffs, NJ
5. Kapadia DN, Gandhi PP (2013) Implementation of CMOS charge sharing dynamic latch comparator in 130 nm and 90 nm technologies. In: Proceedings of IEEE CICT, pp 16–20