1. (3) D. Edelstein, J. Heidenreich, R. Goldblatt, W. Cote, C. Uzoh, N. Lustig, P. Roper, T. McDevitt, W. Motsiff, A. Simon, J. Dukovic, R. Wachnik, H. Rathore, R. Schulz, L. Su, S. Luce, and J. Slattery, “Full copper wiring in a sub-0.25 μm CMOS ULSI technology”, Proc. IEEE Int. Electron Devices Meeting (1997) , pp. 773 - 776.
2. (4) T. Oshima, T. Tamaru, K. Ohmori, H. Aoki, H. Ashibara, T. Saito, H. Yamaguchi, M. Miyauchi, K. Torii, J. Murata, A. Satoh, H. Miyasaki, and K. Hinode, “Improvement of thermal stability of via resistance in dual damascene Cu interconnection”, Proc. IEEE Int. Electron Devices Meeting (2000), pp. 123 - 126.
3. (5) K. Ishikawa, T. Iwasaki, T. Fujii, N. Nakajima, M. Miyauchi, T. Ohshima, J. Noguchi, H. Aoki, T. Saito, “Impact of metal deposition process upon reliability of dual-damascene copper interconnects”, Proceedings of IITC (2003) pp. 24- 26.