Author:
AVETISYAN A.A.,GRIGORYAN M.T.,MELIKYAN A.V.
Abstract
Issues on the enhancement of Artificial Intelligence (AI) performance using Field-Programmable Gate Arrays (FPGA) and Application-Specific Integrated Circuits (ASIC) are studied. It focuses on benchmarking and implementing deep learning algorithms, crucial components of modern AI, on these advanced hardware platforms. The study begins with an explanation of the significance of deep learning in AI and the growing need for efficient computing platforms like FPGA and ASIC. These platforms are known for their high-speed processing capabilities and low power consumption, making them ideal for AI applications.
The research then delves into a detailed analysis of how deep learning algorithms can be optimized and executed on FPGA and ASIC platforms. It highlights the methods used to benchmark the performance of these algorithms on the mentioned hardware, providing a clear comparison with traditional computing systems. The paper also discusses the challenges and solutions in integrating deep learning algorithms into these specialized hardware environments.
Further, the advantages of using FPGA and ASIC for AI tasks, including improved processing speed, reduced energy consumption, and enhanced ability to handle complex AI computations are studied.
Publisher
National Polytechnic University of Armenia
Reference11 articles.
1. Presedence Research Pvt Ltd. Artificial Intelligence (AI) Chip Market Global Industry Analysis, Size, Share, Growth, Trends, Regional Outlook, and Forecast 2023-2032. Available: https://www.precedenceresearch.com/artificial-intelligence-chip-market 2022
2. Hauck S. and DeHon A. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation.- San Francisco, CA, USA: Morgan Kaufmann, 2008.- P. 129-155.
3. Chen C.H., Knag P., Zhang Z. Characterization of heavy-ion-induced single-event effects in 65 nm bulk CMOS ASIC test chips// IEEE Transactions on Nuclear Science.- August 2014.-vol. 61, no. 5.
4. Dai W. and Berleant D. Benchmarking Contemporary Deep Learning Hardware and Frameworks: A Survey of Qualitative Metrics // 2019 IEEE First International Conference on Cognitive Machine Intelligence (CogMI).- Los Angeles, CA, USA.- 2019.- P. 148-155.- doi: 10.1109/CogMI48466.2019.00029.
5. DNNBuilder: an Automated Tool for Building High-Performance DNN Hardware Accelerators for FPGAs/Xiaofan Zhang, Junsong Wang, Chao Zhu, Yonghua Lin, et al // IEEE Transactions on Very Large Scale Integration (VLSI) Systems.-April 2020.- Vol. 30, no. 4.- P. 123-136.