Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures
Author:
Koo Jae-Mo1, Im Sungjun2, Jiang Linan1, Goodson Kenneth E.1
Affiliation:
1. Mechanical Engineering Department, Stanford University, Stanford, CA 94305 2. Materials Science and Engineering Department, Stanford University, Stanford, CA 94305
Abstract
The semiconductor community is developing three-dimensional circuits that integrate logic, memory, optoelectronic and radio-frequency devices, and microelectromechanical systems. These three-dimensional (3D) circuits pose important challenges for thermal management due to the increasing heat load per unit surface area. This paper theoretically studies 3D circuit cooling by means of an integrated microchannel network. Predictions are based on thermal models solving one-dimensional conservation equations for boiling convection along microchannels, and are consistent with past data obtained from straight channels. The model is combined within a thermal resistance network to predict temperature distributions in logic and memory. The calculations indicate that a layer of integrated microchannel cooling can remove heat densities up to 135W/cm2 within a 3D architecture with a maximum circuit temperature of 85°C. The cooling strategy described in this paper will enable 3D circuits to include greater numbers of active levels while exposing external surface area for functional signal transmission.
Publisher
ASME International
Subject
Mechanical Engineering,Mechanics of Materials,Condensed Matter Physics,General Materials Science
Reference53 articles.
1. Souri, S. J., Banerjee, K., Mehrotra, A., and Saraswat, K. C., 2000, “Multiple Si Layer ICs: Motivation, Performance Analysis, and Design Implications,” Proc. 37th ACM Design Automation Conference, Los Angeles, CA, pp. 213–220. 2. Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C., 2001, “3-D ICs: A Novel Chip Design for Improving Deep-Submicron Interconnect Performance and Systems-on-Chip Integration,” Proc. IEEE, 89(5), pp. 602–633. 3. DARPA MTO CFP, Section 1: BAA 03-25 3D Integrated Circuits Proposer Information (http://www.darpa.mil/mto/solicitations/BAA03-25/S/Section1.html). 4. Kleiner, M. B., Kuhn, S. A., Ramm, P., and Weber, W., 1995, “Thermal Analysis of Vertically Integrated Circuits,” Tech. Dig.—Int. Electron Devices Meet., pp. 487–490. 5. Rahman, A., and Reif, R., 2001, “Thermal Analysis of Three-Dimensional (3-D) Integrated Circuits (ICs),” Proc. IITC, pp. 157–159.
Cited by
164 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
|
|