Evaluation of Thermal Enhancements to Flip-Chip-Plastic Ball Grid Array Packages
Author:
Ramakrishna K.1, Lee T.-Y. Tom2
Affiliation:
1. Interconnect Reliability, CMOS Platform Device Development, Technology Solutions Organization, Freescale Semiconductor, Inc., 3501 Ed Bluestein Boulevard, TX11/K10, Austin, TX 78721 2. Final Manufacturing Technology Center, Technology and Manufacturing Organization, Freescale Semiconductor, Inc., 2100 E. Elliot Road, AZ34/EL725, Tempe, AZ 78524
Abstract
Enhancements to thermal performance of FC-PBGA packages due to underfill thermal conductivity, controlled collapse chip connection (C4) pitch, package to printed wiring board (PWB) interconnection through thermal balls, a heat spreader on the backside of the die, and an overmolded die with and without a heat spreader have been studied by solving a conjugate heat transfer problem. These enhancements have been investigated under natural and forced convection conditions for freestream velocities up to 2 m/s. The following ranges of parameters have been covered in this study: substrate size: 25–35 mm, die size: 6.19×7.81 mm (48 mm2 area) and 9.13×12.95 mm (118 mm2 area), underfill thermal conductivity: 0.6–3.0 W/(m K), C4 pitch: 250 μm and below, no thermal balls to 9×9 array of thermal balls on 1.27 mm square pitch, and with copper heat spreader on the back of a bare and an overmolded die. Based on our previous work, predictions in this study are expected to be within ±10% of measured data. The conclusions of the study are: (i) Thermal conductivity of the underfill in the range 0.6 to 10 W/(m K) has negligible effect on thermal performance of FC-PBGA packages investigated here. (ii) Thermal resistances decrease 12–15% as C4 pitch decreases below 250 μm. This enhancement is smaller with increase in die area. (iii) Thermal balls connected to the PTHs in the PWB decrease thermal resistance of the package by 10–15% with 9×9 array of thermal balls and PTHs compared to no thermal balls. The effect of die size on this enhancement is more noticeable on junction to board thermal resistance, Ψjb, than the other two package thermal metrics. (iv) Heat spreader on the back of the die decreases junction-to-ambient thermal resistance, Θja, by 6% in natural convection and by 25% in forced convection. (v) An overmolded die with a heat spreader provides better a thermal enhancement than a heat spreader on a bare die for freestream velocities up to about 1 m/s. Beyond 1 m/s, a heat spreader on bare die has better thermal performance.
Publisher
ASME International
Subject
Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials
Reference30 articles.
1. Fletcher, L. S. , 1990, “A Review of Thermal Enhancement Techniques for Electronic Systems,” IEEE Trans. Compon., Hybrids, Manuf. Technol., 13, pp. 1012–1021. 2. Shaukatullah, H., 1998, “Bibliography of Air Cooled Heat Sinks for Thermal Enhancement of Electronic Packages,” Proc. of 14th Annual IEEE SEMI-THERM Semiconductor Thermal Measurement and Management Symp., San Diego, CA, IEEE, Piscataway, NJ, pp. 177–221. 3. Shaukatullah, H., 1999, “Bibliography of Liquid Cooled Heat Sinks for Thermal Enhancement of Electronic Packages,” Proc. of 15th Annual IEEE SEMI-THERM Semiconductor Thermal Measurement and Management Symp., San Diego, CA, IEEE, Piscataway, NJ, pp. 231–245. 4. Wyland, C. P., 1992, “Comparison of Thermal Enhancements to a Commercial Quad Flatpack,” Proc. I-THERM III: InterSociety Conf. on Thermal Phenomena in Electronic Systems, Austin, TX, pp. 257–261. 5. Edwards, D. R., Ming, H., and Stearns, B., 1995, “Thermal Enhancement of Plastic IC Packages,” IEEE Trans. Compon., Packag. Manuf. Technol., Part A, 18, pp. 57–67.
|
|