1. Intel® Stacked Chip Scale Packaging Products, Product Overview, last accessed online Apr. 10, 2007, available http://www.intel.com/design/flcomp/prodbref/298051.htm
2. Nguyen, L. T., and Lim, F. J. , 1990, “Wiresweep During Molding of Integrated Circuits,”Proceedings of the IEEE Electronics Components and Technology Conference, pp. 777–785.
3. Effects of fillers on wire sweep in semiconductor chip encapsulation
4. Nguyen, L., Jackson, J., Teo, C. H., Chillara, S., Asanasavest, C., Burke, T., Walberg, R., Lo, R., Weiler, P., Ho, D., and Rauhut, H. , 1997, “Wiresweep Control With Mold Compound Formulations,”Proceedings of the IEEE Electronic Components and Technology Conference, pp. 60–71.
5. Pei, C.-C., Su, F., Hwang, S. -J., Huang, D. -Y., and Lee, H. -H. , 2002, “Wire Density Effect on Wiresweep Analysis for IC Packaging,”Proceedings of the Eighth IEEE International Symposium on Advanced Packaging Materials, pp. 160–165.