Affiliation:
1. Georgia Institute of Technology, Atlanta, GA
2. General Electric Company, Niskayuna, NY
Abstract
Flip chip technology offers a number of advantages over conventional packaging techniques such as smaller size and efficient high-speed signal transmission. However, when assembled on organic substrates, the flip chip needs to be underfilled with a suitable adhesive to enhance the thermo-mechanical reliability of its solder bumps. When such flip chip assemblies are subjected to thermal excursions, the underfill material may delaminate resulting in premature solder bump fatigue failure. Available open literature has extensively focused on underfill delamination propagation due to monotonic loading conditions. However, the information on underfill fatigue delamination propagation is limited. This paper presents an experimental and modeling study on the underfill delamination under monotonic as well as fatigue loading conditions. In this work, the fracture toughness of the passivation-underfill interface has been characterized using the single leg bending test. In addition, a fatigue delamination propagation experiment has been done, and a Paris law type model for delamination propagation has been developed. In parallel, numerical models have been developed to determine the available energy release rate under monotonic loading conditions as well as the range of energy release rate range under thermal cycling conditions. The mode mixity calculations have been carried out using Crack Surface Displacement (CSD) method. Using the models and the experimental data, guidelines against the delamination of the underfill material are developed.