A Review of Two-Phase Forced Cooling in Three-Dimensional Stacked Electronics: Technology Integration
Author:
Green Craig1, Kottke Peter1, Han Xuefei1, Woodrum Casey1, Sarvey Thomas2, Asrar Pouya1, Zhang Xuchen2, Joshi Yogendra1, Fedorov Andrei1, Sitaraman Suresh1, Bakir Muhannad2
Affiliation:
1. G. W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, 771 Ferst Drive, Atlanta, GA 30332 2. School of Electrical and Computer Engineering, Georgia Institute of Technology, 777 Atlantic Drive NW, Atlanta, GA 30332
Abstract
Three-dimensional (3D) stacked electronics present significant advantages from an electrical design perspective, ranging from shorter interconnect lengths to enabling heterogeneous integration. However, multitier stacking exacerbates an already difficult thermal problem. Localized hotspots within individual tiers can provide an additional challenge when the high heat flux region is buried within the stack. Numerous investigations have been launched in the previous decade seeking to develop cooling solutions that can be integrated within the 3D stack, allowing the cooling to scale with the number of tiers in the system. Two-phase cooling is of particular interest, because the associated reduced flow rates may allow reduction in pumping power, and the saturated temperature condition of the coolant may offer enhanced device temperature uniformity. This paper presents a review of the advances in two-phase forced cooling in the past decade, with a focus on the challenges of integrating the technology in high heat flux 3D systems. A holistic approach is applied, considering not only the thermal performance of standalone cooling strategies but also coolant selection, fluidic routing, packaging, and system reliability. Finally, a cohesive approach to thermal design of an evaporative cooling based heat sink developed by the authors is presented, taking into account all of the integration considerations discussed previously. The thermal design seeks to achieve the dissipation of very large (in excess of 500 W/cm2) background heat fluxes over a large 1 cm × 1 cm chip area, as well as extreme (in excess of 2 kW/cm2) hotspot heat fluxes over small 200 μm × 200 μm areas, employing a hybrid design strategy that combines a micropin–fin heat sink for background cooling as well as localized, ultrathin microgaps for hotspot cooling.
Publisher
ASME International
Subject
Electrical and Electronic Engineering,Computer Science Applications,Mechanics of Materials,Electronic, Optical and Magnetic Materials
Reference64 articles.
1. Souri, S. J., Banerjee, K., Mehrotra, A., and Saraswat, K. C., 2000, “Multiple Si Layer ICs: Motivation, Performance Analysis, and Design Implications,” 37th Annual Design Automation Conference (DAC), Los Angeles, CA, June 5–9, pp. 213–22010.1109/DAC.2000.855306. 2. Overview and Outlook of Three-Dimensional Integrated Circuit Packaging, Three-Dimensional Si Integration, and Three-Dimensional Integrated Circuit Integration;ASME J. Electron. Packag.,2014 3. Interlayer Cooling Potential in Vertically Integrated Packages;Microsyst. Technol.,2009 4. High-Performance Heat Sinking for VLSI;IEEE Electron. Device Lett.,1981 5. Bar-Cohen, A., Maurer, J. J., and Felbinger, J. G., 2013, “DARPA’s Intra/Interchip Enhanced Cooling (ICECool) Program,” Compound Semiconductor Manufacturing Technology Conference (CSMANTECH), New Orleans, LA, May 13–16, pp. 171–174http://www.csmantech.org/Digests/2013/papers/050.pdf.
Cited by
43 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
|
|