1. [1] K. Okamoto, "Trends of Semiconductor Manufacturing Technologies and Outlook for System Integration," Journal of the Institute of Electronics, Information and Communication Engineers C, Vol. J88-C, No. 11, pp. 839-850, 2005.
2. [2] J. Vardaman, "3-D through -silicon vias become a reality," Semiconductor International, Vol. 30, No. 6, p. 36, 2007.
3. [3] A. Keigler, K. O’Donnell, Z. Liu, and B. Wu, "Enabling 3-D Design," Semiconductor International, Vol. 30, No. 9, p. 36, 2007.
4. [4] P. Garrou, "Perspective from the leading edge: 3D practitioners assemble at Ft McDowell," Semiconductor International, 2008.
5. [5] P. S. Andry, et al., "A CMOS-compatible process for fabricating through-vias in silicon," IEEE 56th Electronic Components and Technology Conference, ECTC 2006, San Diego, CA, p. 831, 2006.