1. 2) ITRS: “The International Technology Roadmap for Semiconductors,” 2007
2. 3) L. F. Miller: “Controlled Collapse Reflow Chip Joining,” IBM Journal of Research and Development, Vol. 13, pp. 239–250, 1969
3. 4) J. Lau, et al.: “Feasibility Study of a 3D Integration System-in Packaging (SiP) from 300 mm Multi-Project Wafres (MPWs),” International Conference on Electronics Packaging 2011, 2011
4. 5) T. C. Chang, et al.: “Reliability Characterization of 20 mm Pitch Microjoints Assembled by a Conventional Reflow Technique,” International Conference on Electronics Packaging 2011, 2011
5. 6) K. Sakuma, et al.: “IMC Bonding for 3D Interconnection,” 59th ECTC, pp. 864–871, June 2010