Performance portability in a real world application: PHAST applied to Caffe

Author:

Martínez Pablo Antonio1ORCID,Peccerillo Biagio2ORCID,Bartolini Sandro2,García José M1ORCID,Bernabé Gregorio1ORCID

Affiliation:

1. Computer Engineering Department, University of Murcia, Murcia, Spain

2. Department of Information Engineering and Mathematics, University of Siena, Siena, Italy

Abstract

This work covers the PHAST Library’s employment, a hardware-agnostic programming library, to a real-world application like the Caffe framework. The original implementation of Caffe consists of two different versions of the source code: one to run on CPU platforms and another one to run on the GPU side. With PHAST, we aim to develop a single-source code implementation capable of running efficiently on CPU and GPU. In this paper, we start by carrying out a basic Caffe implementation performance analysis using PHAST. Then, we detail possible performance upgrades. We find that the overall performance is dominated by few ‘heavy’ layers. In refining the inefficient parts of this version, we find two different approaches: improvements to the Caffe source code and improvements to the PHAST Library itself, which ultimately translates into improved performance in the PHAST version of Caffe. We demonstrate that our PHAST implementation achieves performance portability on CPUs and GPUs. With a single source, the PHAST version of Caffe provides the same or even better performance than the original version of Caffe built from two different codebases. For the MNIST database, the PHAST implementation takes an equivalent amount of time as native code in CPU and GPU. Furthermore, PHAST achieves a speedup of 51% and a 49% with the CIFAR-10 database against native code in CPU and GPU, respectively. These results provide a new horizon for software development in the upcoming heterogeneous computing era.

Funder

European Regional Development Fund

Publisher

SAGE Publications

Subject

Hardware and Architecture,Theoretical Computer Science,Software

Reference40 articles.

1. Adve S, Bodik R (2019) I-USHER: Interfaces to Unlock the Specialized Hardware Revolution. Information Science and Technology (ISAT), p. 27. URL http://rsim.cs.illinois.edu/Talks/I-USHER.pdf.

2. Aksel Alpay (2019) hipSYCL - an implementation of SYCL over NVIDIA CUDA/AMD HIP. URL https://github.com/illuhad/hipSYCL

3. Programming languages for data-Intensive HPC applications: A systematic mapping study

4. An updated set of basic linear algebra subprograms (BLAS)

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3