Affiliation:
1. Microelectronics Systems Design Laboratory Department of Electrical and Systems Engineering, Oakland University Rochester, Michigan 48309-4401
Abstract
Accurate circuit modeling and simulation of Silicon-on-Insulator (SOI) enhancement and depletion Junction Field-Effect transis tors (JFETs) is presented. The nonuniformity in FET device parameters along the channel depth (due to fabrication processes), is taken into account. This is typical in SOI and other thin-film struc tures. Since SOI fabrication processes parameters are represented, in our model, by a closed form mobility variation, improved model accuracy is guaranteed. Simulation results are found to be within less than 3% of actual measurements. Small-signal circuit-model parameters are determined for SOI FJETs and then evaluated for further logic applications. Inverters with a channel Enhancenient-JFET (E-JFET) drivers and n- channel depletion-JFET loads (E/D invert ers) are also considered with different supply voltage values, device parameters and digital applications.
Subject
Computer Graphics and Computer-Aided Design,Modelling and Simulation,Software
Reference20 articles.
1. I.E. Talkhan and H.S. Abdel-Aty-Zohdy, "An Accurate Model for Normally-off JFETs Circuit Simulation, Based on An Optimization Approach to Define Mobility in SOS Structures," Proceedings of the Twenty-First Annual Pittsburgh Conference on Modeling and Simulation , Pittsburgh, Pennsylvania, pp. 1781-1787,1990.
2. JFET/SOS devices. I. Transistor characteristics and modeling results
3. JFET/SOS devices. II. Gamma-radiation-induced effects