Phase Locking in Millimeter Wave Frequency Synthesizers - Design overview of Charge Pump Phase Locked Loops

Abstract

Phase Locked Loops are key blocks which are widely adopted in all area of electronics, especially transceivers in wireless communication systems. The application of Phase Locked Loop varies from generation of local oscillator signal for upconversion and down conversion, generation and distribution of clock signals and jitter reduction. The most extensive use of Phase Locked Loop is for frequency synthesis. The requirements of synthesizer architectures depend on various system requirements and specifications which are based on regulatory standards. The design of Phase Locked Loop components involves the consideration of various techniques to resolve the nonidealities at front end high frequency components as well as back end low frequency components. This paper presents the background and importance of a Phase Locked Loop, various approaches over the years, design choices for each block and practical design methodology for Charge Pump Phase Locked Loops. This paper also presents the system level design of Phase Locked Loop and supply noise interactions among sub modules inside a charge pump Phase Locked Loop