Affiliation:
1. Dept of ECE Gauhati University Guwahati, INDIA
Abstract
OP-AMPs finds applications in different domains of electronics engineering including communications. There has been several OP-AMP configurations realized in the last decades for different target applications. But with the evolution of communication standards, to meet the demand for high data rate over the years, requirement for a high frequency and high BW OP-AMP is gaining attention. This makes the design challenge much higher. This paper presents a two-stage CMOS amplifier which uses frequency compensation method to facilitate higher BW. Different parameters like Gain, Gain band width product (GBWP), Phase Margin and Total Power dissipation are considered in this design. A step-by-step procedure for an efficient amplifier design is followed using frequency compensation. We have achieved a gain-bandwidth product (GBWP) of 110 MHz that is capable of driving large capacitive loads. It also achieves 77.7 dB gain with a phase margin of 60o.
Publisher
World Scientific and Engineering Academy and Society (WSEAS)
Subject
Electrical and Electronic Engineering
Reference12 articles.
1. José M. Algueta- Miguel, Jaime Ramirez-Angulo, Enrique Mirazo, Antonio J. Lopez-Martin, and Ramón Gonzalez Carvajal, “A Simple Miller Compensation With Essential Bandwidth Improvement”, IEEE transactions on very large scale integration (VLSI) systems, vol. 25, , 07 August 2017.
2. Shirin Pourashraf , Jaime Ramirez-Angulo , Antonio J. Lopez-Martin and Ramon González-Carvajal, “A Highly Efficient Composite ClassAB–AB Miller Op-Amp With High Gain and Stable From 15 pF Up To Very Large Capacitive Loads” , IEEE transactions on very large scale integration (VLSI) systems, vol 26, , 24 may 2018.
3. Anindita Paul , Jaime Ramírez-Angulo , Antonio J. López-Martín , Ramón Gonzalez Carvajal, and José Miguel Rocha-Pérez, ‘PseudoThree-Stage Miller Op-Amp With Enhanced Small-Signal and LargeSignal Performance’, IEEE transactions on very large scale integration (VLSI) systems, vol. 27, no. 10, october 2019.
4. Hyungyu Ju and Minjae Lee, “A Hybrid Miller-Cascode Compensation for Fast Settling in Two-Stage Operational Amplifiers”, IEEE transactions on very large scale integration (VLSI) systems, vol 28, , 28 april 2020.
5. D. R. Welland, S. M. Phillip, K. Y. Leung et al., “A Digital Read/Write Channel with EEPR4 Detection,” IEEE International Solid-State Circuits Conference - Digest of Technical Papers, vol. 37, pp. 276-277, 1994.
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A Novel Design of High Performance Two-Stage Operational Amplifier using CMOS Technology;2024 International Conference on Integrated Circuits and Communication Systems (ICICACS);2024-02-23
2. Improved Linearity CMOS Differential Amplifier with Low-Voltage Low-Power Operation;2022 6th European Conference on Electrical Engineering & Computer Science (ELECS);2022-12