Author:
Khair Md Abul,Ande Janaki Rama Phanendra Kumar,Goda Dileep Reddy,Yerram Sridhar Reddy
Abstract
To counter the growing risks to the integrity of integrated circuits (ICs) from side-channel assaults and hardware Trojans, secure VLSI design is essential. This research aims to understand better how to defend against these attacks by strengthening the security posture of VLSI-based systems. Using a thorough methodology, the study combines rigorous validation procedures, practical implementation strategies, and early integration strategies to create robust security measures. Key conclusions emphasize the significance of proactively integrating countermeasures, utilizing reliable hardware modules, and implementing appropriate validation procedures to manage risks successfully. The value of industry collaboration, regulatory frameworks, and education programs in promoting secure VLSI design techniques is highlighted by policy implications. Stakeholders can improve the security posture of electronic devices, protect vital infrastructure, and guarantee the reliability of VLSI-based systems in an increasingly linked world by addressing constraints and regulatory consequences.
Reference22 articles.
1. Ande, J. R. P. K. (2018). Performance-Based Seismic Design of High-Rise Buildings: Incorporating Nonlinear Soil-Structure Interaction Effects. Engineering International, 6(2), 187–200. https://doi.org/10.18034/ei.v6i2.691
2. Ande, J. R. P. K., & Khair, M. A. (2019). High-Performance VLSI Architectures for Artificial Intelligence and Machine Learning Applications. International Journal of Reciprocal Symmetry and Theoretical Physics, 6, 20-30. https://upright.pub/index.php/ijrstp/article/view/121
3. Ande, J. R. P. K., Varghese, A., Mallipeddi, S. R., Goda, D. R., & Yerram, S. R. (2017). Modeling and Simulation of Electromagnetic Interference in Power Distribution Networks: Implications for Grid Stability. Asia Pacific Journal of Energy and Environment, 4(2), 71-80. https://doi.org/10.18034/apjee.v4i2.720
4. Chakraborty, R. S., Bhunia, S. (2011). Security against Hardware Trojan Attacks Using Key-Based Design Obfuscation. Journal of Electronic Testing: (JETTA), 27(6), 767-785. https://doi.org/10.1007/s10836-011-5255-2
5. Dofe, J., Pahlevanzadeh, H., Yu, Q. (2016). A Comprehensive FPGA-Based Assessment on Fault-Resistant AES against Correlation Power Analysis Attack. Journal of Electronic Testing: (JETTA), 32(5), 611-624. https://doi.org/10.1007/s10836-016-5598-9
Cited by
12 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献