Increasing Radiation Tolerance of Field-Programmable-Gate-Array-Based Computers Through Redundancy and Environmental Awareness-Reference-Cited by-同舟云学术

Increasing Radiation Tolerance of Field-Programmable-Gate-Array-Based Computers Through Redundancy and Environmental Awareness

Published:2014-02 Issue:2 Volume:11 Page:68-81
ISSN:2327-3097
Container-title:Journal of Aerospace Information Systems
language:en
Short-container-title:Journal of Aerospace Information Systems

Author:

Hane Jennifer S.¹,LaMeres Brock J.²,Kaiser Todd²,Weber Raymond²,Buerkle Todd³

Affiliation:

1. Radiation Hardened Electronics Group, SEAKR Engineering, Inc., Centennial, Colorado 80111

2. Electrical and Computer Engineering Department, Montana State University, Bozeman, Montana 59718

3. DRAM Test Group, Micron Technology, Inc., Boise, Idaho 83707

Publisher

American Institute of Aeronautics and Astronautics (AIAA)

Subject

Electrical and Electronic Engineering,Computer Science Applications,Aerospace Engineering

Link

http://arc.aiaa.org/doi/pdf/10.2514/1.I010106

Reference10 articles.

1. KawaiH. “A Tile-Based Fault-Tolerant Approach for a Long-Life VLSI System,” M.S. Thesis, Graduate School of Systems and Information Engineering, Univ. of Tsukuba, Tsukuba, Japan, 2007.

2. Use of Triple Modular Redundancy (TMR) technology in FPGAs for the reduction of faults due to radiation in the readout of the ATLAS monitored drift tube (MDT) chambers

3. RickyW. B. “A Primer on Architectural Level Fault Tolerance,” NASA Scientific and Technical Information (STI) Program Office, Rept. NASA/TM-2008-215108, Feb. 2008.

4. Ionizing Radiation Detector for Environmental Awareness in FPGA-Based Flight Computers

5. HaneJ. “A Fault-Tolerant Computer Architecture for Space Vehicle Applications,” Proceedings of the 11th IEEE Conference on Emerging Technologies and Factory Automation, M.S. Thesis, Electrical and Computer Engineering Dept. Montana State Univ., Bozeman, MT, 2012.

Cited by 8 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Dynamic Reliability Management for FPGA-Based Systems;International Journal of Reconfigurable Computing;2020-06-13

2. A decomposition-based reliability and makespan optimization technique for hardware task graphs;Reliability Engineering & System Safety;2018-12

3. Reducing the Power Consumption of Fault Tolerant Registers Through Hybrid Protection;IEEE Transactions on Circuits and Systems I: Regular Papers;2018-04

4. Evaluating fault-tolerance of redundant FPGA structures using Boolean difference calculus;Microprocessors and Microsystems;2017-07

5. Reliability Analysis of Field-Programmable Gate-Array-Based Space Computer Architectures;Journal of Aerospace Information Systems;2017-04