Affiliation:
1. Nvidia
2. Samsung Semiconductor, Inc.
3. Advanced Micro Devices
4. NXP Semiconductors
5. Fraunhofer Institute for Microstructure of Materials and Systems IMWS
Abstract
Abstract
This chapter assesses the potential impact of neural networks on package-level failure analysis, the challenges presented by next-generation semiconductor packages, and the measures that can be taken to maximize FA equipment uptime and throughput. It presents examples showing how neural networks have been trained to detect and classify PCB defects, improve signal-to-noise ratios in SEM images, recognize wafer failure patterns, and predict failure modes. It explains how new packaging strategies, particularly stacking and disintegration, complicate fault isolation and evaluates the ability of various imaging methods to locate defects in die stacks. It also presents best practices for sample preparation, inspection, and navigation and offers suggestions for improving the reliability and service life of tools.
Reference27 articles.
1. Artificial Intelligence vs. Machine Learning vs. Deep Learning;Oppermann,2019
2. “A Gentle Introduction to Machine Learning,” 2019. [Online]. Available: https://towardsdatascience.com/a-gentle-introduction-to-machine-learning-599210ec34ad.
3. Machine learning based data and signal analysis methods for the application in failure analysis;Kögel;Proceedings from the 47th International Symposium for Testing and Failure Analysis (ISTFA, ASM International),2021
4. Deep Learning-Based Wafer-Map Failure Pattern Recognition Framework;Ishida;20th International Symposium on Quality Electronic Design (ISQED),2019
5. Report Classification for Semiconductor Failure Analysis;Frederik;Proceedings from the 47th International Symposium for Testing and Failure Analysis (ISTFA, ASM International),2021