Author:
Benschneider B.J.,Black A.J.,Bowhill W.J.,Britton S.M.,Dever D.E.,Donchin D.R.,Dupcak R.J.,Fromm R.M.,Gowan M.K.,Gronowski P.E.,Kantrowitz M.,Lamere M.E.,Mehta S.,Meyer J.E.,Mueller R.O.,Olesin A.,Preston R.P.,Priore D.A.,Santhanam S.,Smith M.J.,Wolrich G.M.
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
27 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Variability-Aware Clock Design;Circuit Design for Reliability;2014-10-16
2. Revisiting automated physical synthesis of high-performance clock networks;ACM Transactions on Design Automation of Electronic Systems;2013-03
3. Modern Clock Distribution Systems;Integrated Circuits and Systems;2009
4. Pipelining to Reduce the Power;Closing the Power Gap Between ASIC & Custom;2007
5. A 16-Bit Barrel-Shifter Implemented in Data-Driven Dynamic Logic ($D ^3 L$);IEEE Transactions on Circuits and Systems I: Regular Papers;2006-10