A 12.8-Gb/s/link Tri-Modal Single-Ended Memory Interface-Reference-Cited by-同舟云学术

A 12.8-Gb/s/link Tri-Modal Single-Ended Memory Interface

Published:2012-04 Issue:4 Volume:47 Page:911-925
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Amirkhany Amir,Wei Jason,Mishra Navin Kumar,Shen Jie,Beyene Wendemagegnehu T.,Chen Catherine,Chin T. J.,Dressler Deborah,Huang Charlie,Gadde Vijay P.,Hekmat Mohammad,Kaviani Kambiz,Lan Hai,Le Phuong,Mahabaleshwara ,Madden Chris,Mukherjee Sanku,Raghavan Leneesh,Saito Keisuke,Secker Dave,Sendhil Arul,Schmitt Ralf,Fazeel Shuaeb,Srinivas Gundlapalli Shanmukha,Wu Ting,Tran Chanh,Vaidyanath Arun,Vyas Kapil,Yang Ling,Jain Manish,Chang Kun-Yung Ken,Yuan Xingchao

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/6173080/06164278.pdf?arnumber=6164278

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Design and Comparative Study of Voltage Regulation-Based 2-Tap Flexible Feed-Forward Equalizer for Voltage-Mode Transmitters;IEEE Access;2022

2. Low-Power All-Digital Multiphase DLL Design Using a Scalable Phase-to-Digital Converter;IEEE Transactions on Circuits and Systems I: Regular Papers;2020-04

3. An All-Digital Duty-Cycle Corrector for Parallel High-Speed I/O Links;2019 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC);2019-10

4. Transceiver design for LVSTL signal interface with a low power on-chip self calibration scheme;Integration;2018-09

5. A 12-Gb/s Stacked Dual-Channel Interface for CMOS Image Sensor Systems;Sensors;2018-08-17