A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS-Reference-Cited by-同舟云学术

A 5 GS/s 150 mW 10 b SHA-Less Pipelined/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS

Published:2015-12 Issue:12 Volume:50 Page:2922-2934
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Brandolini Massimo,Shin Young J.,Raviprakash Karthik,Wang Tao,Wu Rong,Geddada Hemasundar Mohan,Ko Yen-Jen,Ding Yen,Huang Chun-Sheng,Shih Wei-Ta,Hsieh Ming-Hung,Chou Acer Wei-Te,Li Tianwei,Shrivastava Ayaskant,Chen Dominique Yi-Chun,Hung Bryan Juo-Jung,Cusmai Giuseppe,Wu Jiangfeng,Zhang Mo Maggie,Yao Yuan,Unruh Greg,Venes Ardie,Huang Hung Sen,Chen Chun-Ying

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/7336577/07243368.pdf?arnumber=7243368

Cited by 64 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A 14-Bit 4 GS/s Two-Way Interleaved Pipelined ADC With Aperture Error Tunning;IEEE Transactions on Circuits and Systems II: Express Briefs;2024-06

2. A 0.004-mm$^2$ 200-MS/s Pipelined SAR ADC With kT/C Noise Cancellation and Robust Ring-Amp;IEEE Journal of Solid-State Circuits;2024

3. A Single-Stage Gain-Boosted Cascode Amplifier With Three-Layer Cascode Feedback Amplifier for Front-End SHA in High-Linearity Pipelined ADC;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024

4. A 12-bit 2.32GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer;IEICE Electronics Express;2023-12-10

5. A 10-mW 10-ENoB 1-GS/s Ring-Amp-Based Pipelined TI-SAR ADC With Split MDAC and Switched Reference Decoupling Capacitor;IEEE Journal of Solid-State Circuits;2023-12