A 12-Bit 2 GS/s Dual-Rate Hybrid DAC With Pulse-Error Pre-Distortion and In-Band Noise Cancellation Achieving > 74 dBc SFDR and <−80 dBc IM3 up to 1 GHz in 65 nm CMOS-Reference-Cited by-同舟云学术

A 12-Bit 2 GS/s Dual-Rate Hybrid DAC With Pulse-Error Pre-Distortion and In-Band Noise Cancellation Achieving > 74 dBc SFDR and <−80 dBc IM3 up to 1 GHz in 65 nm CMOS

Published:2016-12 Issue:12 Volume:51 Page:2963-2978
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Su Shiyu,Chen Mike Shuo-Wei

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/7756673/07547318.pdf?arnumber=7547318

Cited by 34 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Inverse Modelling Techniques as Dynamic Digital Pre-Distortion for Broadband Systems for CS-DACs Based on Volterra Series Expansion;IEEE Transactions on Circuits and Systems I: Regular Papers;2024-04

2. A 16-bit DPT-DAC over 120dBc SFDR with Signal-Phase regulation and Switching-Glitch neutralization;AEU - International Journal of Electronics and Communications;2024-03

3. A High-Speed Dynamic Element Matching Decoder With Integrated Background Calibration Control;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024

4. Mismatch error compensation of hybrid CS‐DAC to achieve high figure of merit utilizing on‐chip self‐healing assisted swap‐enabled randomization technique;International Journal of Circuit Theory and Applications;2023-11-30

5. Adaptive Cancellation of Inter-Symbol Interference in High-Speed Continuous-Time DACs;IEEE Transactions on Circuits and Systems I: Regular Papers;2023-11