A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing-Reference-Cited by-同舟云学术

A linearized, low-phase-noise VCO-based 25-GHz PLL with autonomic biasing

Published:2013-05 Issue:5 Volume:48 Page:1138-1150
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Sadhu Bodhisatwa,Ferriss Mark A.,Natarajan Arun S.,Yaldiz Soner,Plouchart Jean-Olivier,Rylyakov Alexander V.,Valdes-Garcia Alberto,Parker Benjamin D.,Babakhani Aydin,Reynolds Scott,Li Xin,Pileggi Larry,Harjani Ramesh,Tierno Jose,Friedman Daniel

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx7/4/6506121/06492122.pdf?arnumber=6492122

Cited by 46 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An LC-tank based DCO for low-power high-speed applications using full-custom nMOS-type varactors;Microelectronics Journal;2024-11

2. Antenna-in-package design considerations for millimeter-wave 5G;New Materials and Devices Enabling 5G Applications and Beyond;2024

3. A Wide Tuning Range Dual-Core Quad-Mode Orthogonal-Coupled VCO With Concurrently Dual-Output Using Parallel 8-Shaped Resonator;IEEE Transactions on Microwave Theory and Techniques;2023-05

4. A 7.6–12.3 GHz wide‐band PLL with an ultra low reference spur −81.1 dBc in 0.13 μm CMOS technology;International Journal of Circuit Theory and Applications;2023-03-21

5. Investigations on optimal choice of Gamma parameter for Fast-locking PID controlled Phaselocked loop;2023 4th International Conference on Computing and Communication Systems (I3CS);2023-03-16