A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme-Reference-Cited by-同舟云学术

A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme

Published:2010-04 Issue:4 Volume:45 Page:869-879
ISSN:0018-9200
Container-title:IEEE Journal of Solid-State Circuits
language:
Short-container-title:IEEE J. Solid-State Circuits

Author:

Takemura Riichiro,Kawahara Takayuki,Miura Katsuya,Yamamoto Hiroyuki,Hayakawa Jun,Matsuzaki Nozomu,Ono Kazuo,Yamanouchi Michihiko,Ito Kenchi,Takahashi Hiromasa,Ikeda Shoji,Hasegawa Haruhiro,Matsuoka Hideyuki,Ohno Hideo

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering

Link

http://xplorestaging.ieee.org/ielx5/4/5437471/05437480.pdf?arnumber=5437480

Cited by 96 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Implementation of Logic Function and Memristive Behavior in Synthetic Antiferromagnet with Strong Immunity to Perpendicular Magnetic Field Interference;physica status solidi (RRL) – Rapid Research Letters;2024-07-23

2. Field-free manipulation of exchange bias in perpendicularly magnetized Pt/Co/IrMn structures by spin-orbit torque;Physical Review Materials;2024-06-17

3. TEEMO: Temperature Aware Energy Efficient Multi-Retention STT-RAM Cache Architecture;2024 IEEE International Parallel and Distributed Processing Symposium (IPDPS);2024-05-27

4. PVT-variation based Comparative Analysis of Write Driver Designs for SRAM at 32 nm;2023 Second International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT);2023-04-05

5. A Timing-Based Split-Path Sensing Circuit for STT-MRAM;Micromachines;2022-06-26