The Acceleration Techniques for the Modified Pathfinder Routing Algorithm on an Island-Style FPGA-Reference-Cited by-同舟云学术

The Acceleration Techniques for the Modified Pathfinder Routing Algorithm on an Island-Style FPGA

Published:2022-01-25 Issue: Volume: Page:
ISSN:
Container-title:2022 Conference of Russian Young Researchers in Electrical and Electronic Engineering (ElConRus)
language:
Short-container-title:

Author:

Zapletina Mariya A.¹,Zheleznikov Daniil A.¹

Affiliation:

1. Institute for Design Problems in Microelectronics of RAS,Electronic Design Automation Department,Moscow,Russia

Publisher

IEEE

Link

Reference30 articles.

1. Soyuz;Programmable analog-digital integrated circuit 5400TP094,0

4. The shortest path through a maze;moore;Proc of an International Symposium on the Theory of Switching,1959

5. An Algorithm for Path Connections and Its Applications;lee;IRE Transactions on Electronic Computers,1961

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Fast FPGA Connection Router Using Prerouting-Based Parallel Local Routing Algorithm;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11

2. An FPGA routing algorithm to improve efficiency and quality;Third International Conference on Advanced Algorithms and Signal Image Processing (AASIP 2023);2023-10-10

4. Backpass Trees for Modifying PathFinder-based Routing Algorithm for FPGA;2022 IEEE International Multi-Conference on Engineering, Computer and Information Sciences (SIBIRCON);2022-11-11