Author:
Rajendran Jeyavijayan,Sinanoglu Ozgur,Karri Ramesh
Funder
Semiconductor Research Corporation and Advanced Technology Investment Company (SRC¿ATIC)
New York University/New York University Abu Dhabi (NYU/NYU¿AD) Center for Research in Information Security Studies and Privacy (CRISSP)
National Science Foundation, Computing and Communication Foundations (NSF¿CCF)
NSF¿CI¿ADDO¿NEW
U.S. Army Research Office (ARO)
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Subject
Electrical and Electronic Engineering
Cited by
58 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. FSMLock: Sequential Logic Locking Through Encryption;2024 31st International Conference on Mixed Design of Integrated Circuits and System (MIXDES);2024-06-27
2. Utilizing layout effects for analog logic locking;Journal of Cryptographic Engineering;2024-04-06
3. Reliable Hardware Watermarks for Deep Learning Systems;IEEE Transactions on Very Large Scale Integration (VLSI) Systems;2024-04
4. DeMiST: Detection and Mitigation of Stealthy Analog Hardware Trojans;Proceedings of the 12th International Workshop on Hardware and Architectural Support for Security and Privacy;2023-10-29
5. Logic locking for IP security: A comprehensive analysis on challenges, techniques, and trends;Computers & Security;2023-06