Author:
Yanjun Zhang ,Chunli Yi ,Jinqi Wang ,Jinye Zhang
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. A 16-Byte Asynchronous Gray Code FIFO Memory Using Verilog HDL for Real Time Applications;2024 2nd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT);2024-03-15
2. Receiving & Processing of High-Speed Data in Digital Storage Oscilloscope (DSO);Proceedings of the 2nd International Conference on Computing Advancements;2022-03-10
3. Development of a general purpose First-In-First-Out (FIFO) core;i-manager's Journal on Circuits and Systems;2022