3D V-Cache: the Implementation of a Hybrid-Bonded 64MB Stacked Cache for a 7nm x86-64 CPU
Author:
Wuu John1,
Agarwal Rahul2,
Ciraula Michael1,
Dietz Carl1,
Johnson Brett1,
Johnson Dave1,
Schreiber Russell3,
Swaminathan Raja3,
Walker Will1,
Naffziger Samuel1
Affiliation:
1. AMD,Fort Collins,CO
2. AMD,Santa Clara,CA
3. AMD,Austin,TX
Cited by
37 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献