1. Pipelined FPGA Adders
2. Efficient pipelined multi-operand adders with high throughput and low latency: designs and applications;yeh;Conference Record of the Thirtieth Asilomar Conference on Signals Systems and Computers,1996
3. IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language;IEEE Std 1800-2017 (Rev of IEEE Std 1800-2012),2018
4. Low Power Pipelined Multiply-Accumulate Unit using Optimized Adders and Multipliers;cyril;International Journal of Advances in Engineering and Management (IJAEM),2022
5. Design of Low-Area and High Speed Pipelined Single Precision Floating Point Multiplier