Fully pipelined-loop unrolled AES with enhanced key expansion
-
Published:2016-05
Issue:
Volume:
Page:
-
ISSN:
-
Container-title:2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)
-
language:
-
Short-container-title:
Author:
Anuroop K. B,Neema M
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Design and Implementation of Advanced Encryption Standard Using Verilog HDL;Lecture Notes in Electrical Engineering;2021-09-25
2. Low-Power Implementation of a High-Throughput Multi-core AES Encryption Architecture;2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS);2020-12-08
3. High Throughput and Fully Pipelined FPGA Implementation of AES-192 Algorithm;2020 International Conference on Innovative Trends in Communication and Computer Engineering (ITCE);2020-02