1. Implementation of Modified Booth Encoding Multiplier for signed and unsigned 32 bit numbers
2. High-speed and low-power mul-tipliers using the baugh-wooley algorithm and hpm reduction tree;sjalander;2008 15th IEEE International Conference on Electronics, Circuits and Systems,0
3. Designing of signed multiplier without 2's compliment method;shaik;IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) IOSR Journals,2014
4. Performance enhance-ment and reduced area parallel multiplier;ismail;IEEE National Symposium on Microelectronics (NSM2005),0