CoDG-ReRAM: An Algorithm-Hardware Co-design to Accelerate Semi-Structured GNNs on ReRAM-Reference-Cited by-同舟云学术

CoDG-ReRAM: An Algorithm-Hardware Co-design to Accelerate Semi-Structured GNNs on ReRAM

Published:2022-10 Issue: Volume: Page:
ISSN:
Container-title:2022 IEEE 40th International Conference on Computer Design (ICCD)
language:
Short-container-title:

Author:

Luo Yixuan¹,Behnam Payman²,Thorat Kiran³,Liu Zhuo¹,Peng Hongwu³,Huang Shaoyi³,Zhou Shu¹,Khan Omer³,Tumanov Alexey²,Ding Caiwen³,Geng Tong¹

Affiliation:

1. The University of Rochester,NY

2. Georgia Institute of Technology,GA

3. The University of Connecticut,CT

Publisher

IEEE

Link

Reference55 articles.

2. Method for wear leveling in a flash eeprom memory;wells;uS Patent 5 341 339,1994

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Task-Adaptive In-Situ ReRAM Computing for Graph Convolutional Networks;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-09

2. Differential-Matching Prefetcher for Indirect Memory Access;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

3. PruneGNN: Algorithm-Architecture Pruning Framework for Graph Neural Network Acceleration;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

4. MergePath-SpMM: Parallel Sparse Matrix-Matrix Algorithm for Graph Neural Network Acceleration;2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS);2023-04