PR-SSD: Maximizing Partial Read Potential By Exploiting Compression and Channel-Level Parallelism-Reference-Cited by-同舟云学术

PR-SSD: Maximizing Partial Read Potential By Exploiting Compression and Channel-Level Parallelism

Published:2022 Issue: Volume: Page:1-1
ISSN:0018-9340
Container-title:IEEE Transactions on Computers
language:
Short-container-title:IEEE Trans. Comput.

Author:

Kang Mincheol¹,Lee Wonyoung¹,Kim Jinkwon¹,Kim Soontae¹

Affiliation:

1. School of Computing, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Republic of Korea

Funder

National Research Foundation of Korea

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Computational Theory and Mathematics,Hardware and Architecture,Theoretical Computer Science,Software

Link

http://xplorestaging.ieee.org/ielx7/12/4358213/09783102.pdf?arnumber=9783102

Reference45 articles.

1. Improving performance and lifetime of solid-state drives using hardware-accelerated compression

2. DFTL

3. Selective Compression Scheme for Read Performance Improvement on Flash Devices

4. CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives;chen;Proc 9th USENIX Conf File stroage Technol,2011

5. Base-Delta-Immediate Compression: Practical Data Compression for On-Chip Caches;gennady pekhimenko;In International Conference on Parallel Architectures and Compilation Techniques (PACT),2012

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Midas Touch: Invalid-Data Assisted Reliability and Performance Boost for 3d High-Density Flash;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

2. Highly VM-Scalable SSD in Cloud Storage Systems;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-01

3. HARP: Hardware-Based Pseudo-Tiling for Sparse Matrix Multiplication Accelerator;56th Annual IEEE/ACM International Symposium on Microarchitecture;2023-10-28