1. Are XORs in logic synthesis really necessary?;hále?ek;2017 IEEE 20th Int Symp Des Diagnostics Electron Circuits Syst,2017
2. Mapping with Boolean matching, supergates and choices;mishchenko;ERL Technical Report,2004
3. Simultaneous depth and area minimization in LUT-based FPGA mapping;cong;Proc ACM Int Symp Field Programmable Gate Arrays,1995
4. DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs
5. The EPFL combinational benchmark suite;amarù;Proc of the International Workshop on Logic Synthesis,2015